Abstract: In sub 10 nm nodes, the growing dominance of interconnects in chips poses challenges in designing large-size static random-access memory (SRAM) subarrays. The main issue is the write failure ...
Abstract: In this paper, the problem of joint time-of-arrival and two-dimensional direction-of-arrival (TOA/2D-DOA) estimation is solved using space-frequency nested array (SFNA) motion. SFNA is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results